AXI requires the write address and write data to be sent in the same clock cycle.
False. AW and W have completely separate VALID/READY handshakes. They can complete in any order relative to each other. In fact, write data can arrive at a Subordinate before the address does — the Subordinate must buffer it. This independence is core to AXI's pipelining capability.
