Cache Aliasing

A processor features a Virtually Indexed, Physically Tagged (VIPT) L1 data cache. The system uses a 4 KB virtual page size. The L1 cache is 32 KB in total capacity, 4-way set associative, with a 64 Byte cache line size. Does this architecture suffer from cache aliasing, and if so, how many bits of the virtual address cause the overlap?