Clock Generation

A designer is tasked with creating a clock frequency divider in RTL that takes a 100MHz clock and outputs a 33.33MHz clock (divide-by-3) with exactly a 50% duty cycle. Which of the following design approaches is fundamentally required to achieve this specific duty cycle?