During Physical Design, what is the primary purpose of the Clock Tree Synthesis (CTS) stage?
Clock Tree Synthesis (CTS) is a critical step that builds the clock distribution network. Its main goal is to ensure the clock signal arrives at all sequential elements (flip-flops, latches) at roughly the same time, minimizing clock skew, which is essential for preventing setup and hold violations across the chip.
