In CMOS technology, why is the NAND gate generally preferred over the NOR gate for logic implementation?
PMOS transistors have lower hole mobility; placing them in parallel (NAND) results in a lower total resistance compared to placing them in series (NOR)
