Direct-Mapped Address Field

A computer architecture engineer designs a direct-mapped cache for a processor with a 28-bit byte-addressable address space. The cache has 1024 cache lines, each holding 16 bytes. How many bits are allocated to the tag, index, and block offset fields respectively?