Divider Logic

A free-running clock signal has a duty cycle of 50% and a frequency of 1 GHz. An engineer wants to design a clock gating circuit that skips every 3rd clock pulse perfectly. If the control logic samples the enable signal on the falling edge of the clock to prevent glitches, what is the fundamental frequency component of the resulting gated clock waveform?