Consider the following Verilog code snippet, where q1 and q2 are single-bit registers. Assuming q1 is initially '1' and q2 is initially '0', what are the values of q1 and q2 after one positive clock edge?
always @(posedge clk) begin
q1 = q2;
q2 = q1;
end