An APB slave is in the ACCESS state. If the slave requires 3 additional clock cycles to process a read request, how should the PREADY and PENABLE signals behave?
Explanation: In APB, the ACCESS phase is extended by keeping PENABLE High and PREADY Low. The master must wait until the slave pulls PREADY High before completing the transaction and moving out of the ACCESS state.