ElectronicBit
Learn Electronics Bit by Bit
In a processor pipeline, the instruction sequence MUL R3, R2, R1 is followed by ADD R5, R4, R3. What type of data hazard is present?
MUL R3, R2, R1
ADD R5, R4, R3
