In a 5-stage RISC pipeline (IF, ID, EX, MEM, WB), a RAW (Read After Write) data hazard between an ADD instruction and a subsequent SUB instruction (e.g., ADD R1, R2, R3; SUB R4, R1, R5) is most efficiently resolved in hardware using which technique to avoid pipeline stalls?
