Hazard Mitigation

In a standard 5-stage RISC pipeline (IF, ID, EX, MEM, WB), what type of hazard does the following instruction sequence present, and what is the most common hardware technique to mitigate it without stalling?

I1: ADD R3, R2, R1

I2: SUB R5, R4, R3