In a timing path between two positive edge-triggered flip-flops, the launch flop has a clock-to-q delay of 0.6 ns, and the capture flop has a hold time requirement of 0.3 ns. The combinational logic delay between them has a minimum delay of 0.2 ns. What is the hold slack for this path, assuming zero clock skew?
