Invalid States

A control FSM for a DMA engine has 12 valid operational states. The design team implements One-Hot encoding to minimize the depth of the next-state logic. How many flip-flops are instantiated for this state register, and how many completely invalid (unused) state vectors exist in this hardware implementation?