In a synchronous digital circuit, how does positive clock skew (where the capture flop receives the clock edge later than the launch flop) affect timing margins?
As the clock reaches late to the capture flop, setup slack increases but the hold slack decreases.
