Safe Clock

A critical pipeline stage has a combinational logic delay of 800 ps. The flip-flops have a T_cq (clock-to-Q) of 150 ps and a setup time of 50 ps. The clock distribution network has a maximum skew of 100 ps, and you must budget 50 ps for clock jitter. What is the maximum safe clock frequency (F_max) for this circuit?