During DFT scan-shift, the chip's power consumption is 3x higher than in functional mode. How do you mitigate this during the design phase?
High toggle rates during scan can cause IR drop and heat damage. Staggered clocking ensures different scan chains shift at slightly different times, spreading the current demand over the clock period.
