ElectronicBit
Learn Electronics Bit by Bit
In a standard static timing analysis (STA) path, given: Clock Period = 10ns, Launch Flop Tcq = 0.5ns, Combinational Logic Delay = 8ns, and Capture Flop Tsetup = 1ns. Assuming zero clock skew and jitter, what is the setup slack?
