SV Constraints

A SystemVerilog class contains two random 4-bit unsigned variables, a and b. A constraint block specifies: constraint c1 { a + b == 4'd10; a < b; }. If the randomize() function is called, what is the exact probability that the variable a is assigned the value 2?