Which statement about synchronous reset is correct?
A synchronous reset is sampled on the clock edge — the flip-flop only resets when both the reset signal is asserted AND the clock edge arrives. This means reset glitches are filtered by the clock, which is safer.
Asynchronous reset takes effect immediately, regardless of the clock — faster response but more prone to glitch issues and harder to verify with static timing analysis.
