Verilog - blocking and non blocking

What is the result of the following code snippet?

initial begin

a = 1; b = 2;
a <= b; b <= a;

end