Verilog - blocking and non blocking 3

Think about which operator prevents 'race conditions' when multiple registers update on the same clock edge.