Verilog: System Tasks

During debugging, a verification engineer wants to print the value of a specific signal at the very end of the current simulation time step, ensuring all non-blocking assignments scheduled for that time step have fully settled. Which SystemVerilog/Verilog system task must be used?